瀏覽代碼

some other performance-oriented fixes to integrate

svn:r18395
Roger Dingledine 16 年之前
父節點
當前提交
8977f24eb8
共有 1 個文件被更改,包括 12 次插入1 次删除
  1. 12 1
      doc/design-paper/performance.tex

+ 12 - 1
doc/design-paper/performance.tex

@@ -51,7 +51,7 @@
  
 \maketitle
 
-\section{Minimzing latency of paths}
+\section{Minimizing latency of paths}
 
 Currently Tor selects paths purely by the random selection of nodes, biased by node bandwidth.
 This will sometimes cause high latency circuits due to multiple ocean crossings or otherwise congested links.
@@ -210,3 +210,14 @@ The exception is a padding cell, which has no circuit ID and a zero length paylo
 
 \end{document}
 
+Other items to add in somewhere:
+
+UDP transport
+
+Mike and Fallon's proposal
+
+Csaba's proposal to shrink the maximum circuit window.
+
+If extending a circuit fails, try extending a few other places before
+abandoning the circuit.
+