sgx_framework.c 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349
  1. #include <asm/errno.h>
  2. #include <hex.h>
  3. #include <pal_linux.h>
  4. #include <pal_rtld.h>
  5. #include "gsgx.h"
  6. #include "sgx_arch.h"
  7. #include "sgx_enclave.h"
  8. #include "sgx_internal.h"
  9. int gsgx_device = -1;
  10. int isgx_device = -1;
  11. void * zero_page;
  12. int open_gsgx(void)
  13. {
  14. gsgx_device = INLINE_SYSCALL(open, 3, GSGX_FILE, O_RDWR | O_CLOEXEC, 0);
  15. if (IS_ERR(gsgx_device)) {
  16. SGX_DBG(DBG_E, "Cannot open device " GSGX_FILE ". Please make sure the"
  17. " Graphene SGX kernel module is loaded.\n");
  18. return -ERRNO(gsgx_device);
  19. }
  20. isgx_device = INLINE_SYSCALL(open, 3, ISGX_FILE, O_RDWR | O_CLOEXEC, 0);
  21. if (IS_ERR(isgx_device)) {
  22. SGX_DBG(DBG_E, "Cannot open device " ISGX_FILE ". Please make sure the"
  23. " Intel SGX kernel module is loaded.\n");
  24. INLINE_SYSCALL(close, 1, gsgx_device);
  25. gsgx_device = -1;
  26. return -ERRNO(isgx_device);
  27. }
  28. return 0;
  29. }
  30. int read_enclave_token(int token_file, sgx_arch_token_t * token)
  31. {
  32. struct stat stat;
  33. int ret;
  34. ret = INLINE_SYSCALL(fstat, 2, token_file, &stat);
  35. if (IS_ERR(ret))
  36. return -ERRNO(ret);
  37. if (stat.st_size != sizeof(sgx_arch_token_t)) {
  38. SGX_DBG(DBG_I, "size of token size does not match\n");
  39. return -EINVAL;
  40. }
  41. int bytes = INLINE_SYSCALL(read, 3, token_file, token, sizeof(sgx_arch_token_t));
  42. if (IS_ERR(bytes))
  43. return -ERRNO(bytes);
  44. SGX_DBG(DBG_I, "read token:\n");
  45. SGX_DBG(DBG_I, " valid: 0x%08x\n", token->body.valid);
  46. SGX_DBG(DBG_I, " attr.flags: 0x%016lx\n", token->body.attributes.flags);
  47. SGX_DBG(DBG_I, " attr.xfrm: 0x%016lx\n", token->body.attributes.xfrm);
  48. SGX_DBG(DBG_I, " mr_enclave: %s\n", ALLOCA_BYTES2HEXSTR(token->body.mr_enclave.m));
  49. SGX_DBG(DBG_I, " mr_signer: %s\n", ALLOCA_BYTES2HEXSTR(token->body.mr_signer.m));
  50. SGX_DBG(DBG_I, " LE cpu_svn: %s\n", ALLOCA_BYTES2HEXSTR(token->cpu_svn_le.svn));
  51. SGX_DBG(DBG_I, " LE isv_prod_id: %02x\n", token->isv_prod_id_le);
  52. SGX_DBG(DBG_I, " LE isv_svn: %02x\n", token->isv_svn_le);
  53. SGX_DBG(DBG_I, " LE masked_misc_select: 0x%08x\n", token->masked_misc_select_le);
  54. SGX_DBG(DBG_I, " LE attr.flags: 0x%016lx\n", token->attributes_le.flags);
  55. SGX_DBG(DBG_I, " LE attr.xfrm: 0x%016lx\n", token->attributes_le.xfrm);
  56. return 0;
  57. }
  58. int read_enclave_sigstruct(int sigfile, sgx_arch_enclave_css_t * sig)
  59. {
  60. struct stat stat;
  61. int ret;
  62. ret = INLINE_SYSCALL(fstat, 2, sigfile, &stat);
  63. if (IS_ERR(ret))
  64. return -ERRNO(ret);
  65. if ((size_t)stat.st_size != sizeof(sgx_arch_enclave_css_t)) {
  66. SGX_DBG(DBG_I, "size of sigstruct size does not match\n");
  67. return -EINVAL;
  68. }
  69. int bytes = INLINE_SYSCALL(read, 3, sigfile, sig, sizeof(sgx_arch_enclave_css_t));
  70. if (IS_ERR(bytes))
  71. return -ERRNO(bytes);
  72. return 0;
  73. }
  74. #define SE_LEAF 0x12
  75. static inline void cpuid(uint32_t leaf, uint32_t subleaf, uint32_t info[4])
  76. {
  77. __asm__ volatile("cpuid"
  78. : "=a"(info[0]),
  79. "=b"(info[1]),
  80. "=c"(info[2]),
  81. "=d"(info[3])
  82. : "a"(leaf),
  83. "c"(subleaf));
  84. }
  85. static size_t get_ssaframesize (uint64_t xfrm)
  86. {
  87. uint32_t cpuinfo[4];
  88. uint64_t xfrm_ex;
  89. size_t xsave_size = 0;
  90. cpuid(SE_LEAF, 1, cpuinfo);
  91. xfrm_ex = ((uint64_t) cpuinfo[3] << 32) + cpuinfo[2];
  92. for (int i = 2; i < 64; i++)
  93. if ((xfrm & (1ULL << i)) || (xfrm_ex & (1ULL << i))) {
  94. cpuid(0xd, i, cpuinfo);
  95. if (cpuinfo[0] + cpuinfo[1] > xsave_size)
  96. xsave_size = cpuinfo[0] + cpuinfo[1];
  97. }
  98. return ALLOC_ALIGN_UP(xsave_size + sizeof(sgx_pal_gpr_t) + 1);
  99. }
  100. bool is_wrfsbase_supported (void)
  101. {
  102. uint32_t cpuinfo[4];
  103. cpuid(7, 0, cpuinfo);
  104. if (!(cpuinfo[1] & 0x1)) {
  105. SGX_DBG(DBG_E, "The WRFSBASE instruction is not permitted on this"
  106. " platform. Please make sure the Graphene SGX kernel module"
  107. " is loaded properly.\n");
  108. return false;
  109. }
  110. return true;
  111. }
  112. int create_enclave(sgx_arch_secs_t * secs,
  113. sgx_arch_token_t * token)
  114. {
  115. assert(secs->size && IS_POWER_OF_2(secs->size));
  116. assert(IS_ALIGNED(secs->base, secs->size));
  117. int flags = MAP_SHARED;
  118. if (!zero_page) {
  119. zero_page = (void *)
  120. INLINE_SYSCALL(mmap, 6, NULL, g_page_size,
  121. PROT_READ, MAP_PRIVATE|MAP_ANONYMOUS,
  122. -1, 0);
  123. if (IS_ERR_P(zero_page))
  124. return -ENOMEM;
  125. }
  126. secs->ssa_frame_size = get_ssaframesize(token->body.attributes.xfrm) / g_page_size;
  127. secs->misc_select = token->masked_misc_select_le;
  128. memcpy(&secs->attributes, &token->body.attributes, sizeof(sgx_attributes_t));
  129. /* Do not initialize secs->mr_signer and secs->mr_enclave here as they are
  130. * not used by ECREATE to populate the internal SECS. SECS's mr_enclave is
  131. * computed dynamically and SECS's mr_signer is populated based on the
  132. * SIGSTRUCT during EINIT (see pp21 for ECREATE and pp34 for
  133. * EINIT in https://software.intel.com/sites/default/files/managed/48/88/329298-002.pdf). */
  134. uint64_t addr = INLINE_SYSCALL(mmap, 6, secs->base, secs->size,
  135. PROT_READ|PROT_WRITE|PROT_EXEC,
  136. flags|MAP_FIXED, isgx_device, 0);
  137. if (IS_ERR_P(addr)) {
  138. if (ERRNO_P(addr) == 1 && (flags | MAP_FIXED))
  139. pal_printf("Permission denied on mapping enclave. "
  140. "You may need to set sysctl vm.mmap_min_addr to zero\n");
  141. SGX_DBG(DBG_I, "enclave ECREATE failed in allocating EPC memory "
  142. "(errno = %ld)\n", ERRNO_P(addr));
  143. return -ENOMEM;
  144. }
  145. assert(secs->base == addr);
  146. struct sgx_enclave_create param = {
  147. .src = (uint64_t) secs,
  148. };
  149. int ret = INLINE_SYSCALL(ioctl, 3, isgx_device, SGX_IOC_ENCLAVE_CREATE, &param);
  150. if (IS_ERR(ret)) {
  151. SGX_DBG(DBG_I, "enclave ECREATE failed in enclave creation ioctl - %d\n", ERRNO(ret));
  152. return -ERRNO(ret);
  153. }
  154. if (ret) {
  155. SGX_DBG(DBG_I, "enclave ECREATE failed - %d\n", ret);
  156. return -EPERM;
  157. }
  158. secs->attributes.flags |= SGX_FLAGS_INITIALIZED;
  159. SGX_DBG(DBG_I, "enclave created:\n");
  160. SGX_DBG(DBG_I, " base: 0x%016lx\n", secs->base);
  161. SGX_DBG(DBG_I, " size: 0x%016lx\n", secs->size);
  162. SGX_DBG(DBG_I, " misc_select: 0x%08x\n", secs->misc_select);
  163. SGX_DBG(DBG_I, " attr.flags: 0x%016lx\n", secs->attributes.flags);
  164. SGX_DBG(DBG_I, " attr.xfrm: 0x%016lx\n", secs->attributes.xfrm);
  165. SGX_DBG(DBG_I, " ssa_frame_size: %d\n", secs->ssa_frame_size);
  166. SGX_DBG(DBG_I, " isv_prod_id: 0x%08x\n", secs->isv_prod_id);
  167. SGX_DBG(DBG_I, " isv_svn: 0x%08x\n", secs->isv_svn);
  168. return 0;
  169. }
  170. int add_pages_to_enclave(sgx_arch_secs_t * secs,
  171. void * addr, void * user_addr,
  172. unsigned long size,
  173. enum sgx_page_type type, int prot,
  174. bool skip_eextend,
  175. const char * comment)
  176. {
  177. sgx_arch_sec_info_t secinfo;
  178. int ret;
  179. memset(&secinfo, 0, sizeof(sgx_arch_sec_info_t));
  180. switch (type) {
  181. case SGX_PAGE_SECS:
  182. return -EPERM;
  183. case SGX_PAGE_TCS:
  184. secinfo.flags |= SGX_SECINFO_FLAGS_TCS;
  185. break;
  186. case SGX_PAGE_REG:
  187. secinfo.flags |= SGX_SECINFO_FLAGS_REG;
  188. if (prot & PROT_READ)
  189. secinfo.flags |= SGX_SECINFO_FLAGS_R;
  190. if (prot & PROT_WRITE)
  191. secinfo.flags |= SGX_SECINFO_FLAGS_W;
  192. if (prot & PROT_EXEC)
  193. secinfo.flags |= SGX_SECINFO_FLAGS_X;
  194. break;
  195. }
  196. char p[4] = "---";
  197. const char * t = (type == SGX_PAGE_TCS) ? "TCS" : "REG";
  198. const char * m = skip_eextend ? "" : " measured";
  199. if (type == SGX_PAGE_REG) {
  200. if (prot & PROT_READ)
  201. p[0] = 'R';
  202. if (prot & PROT_WRITE)
  203. p[1] = 'W';
  204. if (prot & PROT_EXEC)
  205. p[2] = 'X';
  206. }
  207. if (size == g_page_size)
  208. SGX_DBG(DBG_I, "adding page to enclave: %p [%s:%s] (%s)%s\n",
  209. addr, t, p, comment, m);
  210. else
  211. SGX_DBG(DBG_I, "adding pages to enclave: %p-%p [%s:%s] (%s)%s\n",
  212. addr, addr + size, t, p, comment, m);
  213. struct sgx_enclave_add_page param = {
  214. .addr = secs->base + (uint64_t) addr,
  215. .src = (uint64_t) (user_addr ? : zero_page),
  216. .secinfo = (uint64_t) &secinfo,
  217. .mrmask = skip_eextend ? 0 : (uint16_t) -1,
  218. };
  219. uint64_t added_size = 0;
  220. while (added_size < size) {
  221. ret = INLINE_SYSCALL(ioctl, 3, isgx_device,
  222. SGX_IOC_ENCLAVE_ADD_PAGE, &param);
  223. if (IS_ERR(ret)) {
  224. SGX_DBG(DBG_I, "Enclave add page returned %d\n", ret);
  225. return -ERRNO(ret);
  226. }
  227. param.addr += g_page_size;
  228. if (param.src != (uint64_t) zero_page) param.src += g_page_size;
  229. added_size += g_page_size;
  230. }
  231. return 0;
  232. }
  233. int init_enclave(sgx_arch_secs_t * secs,
  234. sgx_arch_enclave_css_t * sigstruct,
  235. sgx_arch_token_t * token)
  236. {
  237. unsigned long enclave_valid_addr =
  238. secs->base + secs->size - g_page_size;
  239. SGX_DBG(DBG_I, "enclave initializing:\n");
  240. SGX_DBG(DBG_I, " enclave id: 0x%016lx\n", enclave_valid_addr);
  241. SGX_DBG(DBG_I, " enclave hash:");
  242. for (size_t i = 0 ; i < sizeof(sgx_measurement_t) ; i++)
  243. SGX_DBG(DBG_I, " %02x", sigstruct->body.enclave_hash.m[i]);
  244. SGX_DBG(DBG_I, "\n");
  245. struct sgx_enclave_init param = {
  246. .addr = enclave_valid_addr,
  247. .sigstruct = (uint64_t) sigstruct,
  248. .einittoken = (uint64_t) token,
  249. };
  250. int ret = INLINE_SYSCALL(ioctl, 3, isgx_device, SGX_IOC_ENCLAVE_INIT,
  251. &param);
  252. if (IS_ERR(ret)) {
  253. return -ERRNO(ret);
  254. }
  255. if (ret) {
  256. const char * error;
  257. /* DEP 3/22/17: Try to improve error messages */
  258. switch(ret) {
  259. case SGX_INVALID_SIG_STRUCT:
  260. error = "Invalid SIGSTRUCT"; break;
  261. case SGX_INVALID_ATTRIBUTE:
  262. error = "Invalid enclave attribute"; break;
  263. case SGX_INVALID_MEASUREMENT:
  264. error = "Invalid measurement"; break;
  265. case SGX_INVALID_SIGNATURE:
  266. error = "Invalid signature"; break;
  267. case SGX_INVALID_LICENSE:
  268. error = "Invalid EINIT token"; break;
  269. case SGX_INVALID_CPUSVN:
  270. error = "Invalid CPU SVN"; break;
  271. default:
  272. error = "Unknown reason"; break;
  273. }
  274. SGX_DBG(DBG_I, "enclave EINIT failed - %s\n", error);
  275. return -EPERM;
  276. }
  277. return 0;
  278. }
  279. int destroy_enclave(void * base_addr, size_t length)
  280. {
  281. SGX_DBG(DBG_I, "destroying enclave...\n");
  282. int ret = INLINE_SYSCALL(munmap, 2, base_addr, length);
  283. if (IS_ERR(ret)) {
  284. SGX_DBG(DBG_I, "enclave EDESTROY failed\n");
  285. return -ERRNO(ret);
  286. }
  287. return 0;
  288. }